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Abstract—The Qucs/QucsStudio and Qucs-S simulators share
a common graphical user interface which has slowly evolved
into an interactive platform for drawing circuit schematics,
controlling simulation and displaying simulation output data and
measured device/circuit parameters/properties. This interface
acts as a window for accessing circuit simulation software and
is in many ways similar to the ”White-Boards” that are popular
among scientists and engineers for recording ideas when ”brain-
storming” circuit design or analysis problems. This paper outlines
the evolution of the Qucs device modeling and simulation ”white-
Board” from concept to working media over the fifteen year
period that Qucs, QucsStudio and Qucs-S have been under
development. The operation of a number of the ”White-Board”
features are introduced with a compact tunnel diode model and
the simulation data obtained from tests using the QucsStudio
and Qucs-S software packages.
Index Terms—Qucs/QucsStudio, Qucs-S, compact device mod-




It is over fifty years since the industrial standard SPICE
2g6 [1] and 3f5 simulators [2] were first released as tools for
integrated circuit design. Originally, these were developed as
applications for main frame computers. Today the high perfor-
mance Personal Computer (PC) has become the work horse
for compact modeling and circuit simulation, which in turn has
encouraged the development of a range of new commercial and
Free Open Source Software (FOSS) circuit simulators similar
to, or derived from, the Berkeley SPICE FORTRAN (SPICE
2g6) or C (SPICE 3f5) code. The move from centralized main
frame computers to individual PC work station has had a pro-
found effect on the analysis/design capabilities and simulation
output data processing tools available to the compact modeling
and circuit simulation communities. This paper outlines the
evolution, over a period of roughly fifteen years, of the ”Quite
universal circuit simulator” (Qucs) modeling and simulation
facilities [3], placing particular emphasis on the evolution
from ”SPICE text-in netlist input and simulation text-out
output data” to highly interactive PC ”White-Board” controlled
compact device modeling, circuit schematic drawing, circuit
simulation and output data visualization. Illustrated in Fig. 1
is a block diagram that shows pictorially the links between
Qucs and the ”forked” QucsStudio [4] and Qucs-S [5] circuit
simulators. In this figure the vertical arrows signify modeling
and simulation information flow, culminating in entries dis-
played on a PC Graphical User Interface (GUI) ”White-Board”
window. Other GUI background information also indicates
additional features, like for example where SPICE netlists
apply. Throughout this paper a series of compact device
modeling, circuit design/simulation and data visualization ex-
amples based on a tunnel diode compact model are presented.
These have been chosen to demonstrate the QucsStudio and
Qucs-S PC ”White-Board” features that exemplify, without
complex detail, the application of this innovative approach to
compact modeling and circuit simulation.
B. The Qucs Graphical User Interface (GUI)
The Qucs project was started by German engineer Michael
Margraf [3] as a universal simulation tool with a Graphical
User Interface (GUI) for drawing Qucs/Qucs-S and Quc-
sStudio schematics, developing compact device models with
Equation-Defined Devices (EDD) and Verilog-A module syn-
thesis, launching multi-engine circuit simulation, undertaking
parameter sweeps and device/component optimization, plus
post-simulation data processing and visualization. The GUI
acts as a wrapper for circuit schematic entry and post simula-
tion data processing. It also gives access to a color highlighted
text editor, 2D and 3D graph plotting, the Octave numerical
analysis package [6] (for advanced output data processing and
visualization), plus a group of drop down menus for launching
simulations and undertaking other modeling and design tasks.
The GUI is the foundation for a powerful user platform that
functions as a ”White-Board” on a high resolution PC display
window, allowing users to freely experiment with compact
modeling, circuit simulation and output data analysis on a
single graphics screen. The PC ”White-Board” is interpreted
Fig. 1. A block diagram illustrating links between Qucs, QucsStudio, Qucs-S and a common GUI ”White-Board”.
by the GUI software and its use is largely limited by a users
imagination.
C. The relationship between Qucs, Qucs-S and QucsStudio
The QucsStudio and Qucs-S versions of the current Qucs
compact modeling and circuit simulation software both derive
from recent releases of the Qucs package. However, since
their original release there has been inevitable divergence
between the capabilities of the three software packages. This
is largely the result of their target use; Qucs and QucsStudio
are aimed squarely at RF circuit analysis and design, while
Qucs-S links the Qucs GUI to different versions of SPICE.
By combining the different facilities provided by individual
packages a more versatile group of design and analysis tools
has resulted. The diagram in Fig. 2 shows the relationship
between QucsStudio and Qucs-S, highlighting the use of
standardized simulator independent Verilog-A module code
[7] as a model interchange vehicle between the two packages,
and indeed other circuit simulators, effectively minimizing the
effects of differences in model netlist formats.
II. INTEGRATED ANALYSIS AND DESIGN BLOCKS IN
SIMULATION SCHEMATICS
Subcircuits are essential building blocks when sectioning
parts of a complex circuit schematic into smaller manageable
units, such as circuit blocks that represent specific electronic
functions or integrated circuits. Unfortunately, in the original
SPICE 2g6 and 3f5 netlist format subcircuits were defined
without the ability to pass parameters via an argument list.
Later commercial and FOSS simulators corrected this omis-
sion, allowing both subcircuit parameters and, in the case of
the Qucs series of simulators, blocks of algebraic and numeric
equations for calculating component values from physical
parameter values coupled to circuit design routines [8]. Similar
capabilities are also available for circuit macromodels. Fig.3
shows a typical device model with component values derived
from subcircuit parameters calculated by a Qucs style Equation
block [9]. Each simulation schematic drawn on the PC ”White-
Board” window is allowed one or more Equation blocks
at the highest hierarchy design level, where the left hand
equation variables may only be defined once across the blocks.
Equation blocks are also allowed within subcircuits. With
Qucs and QucsStudio ordering of the equations in a set of
Equation blocks is not important. With Qucs-S however, when
simulating with a SPICE engine, it is. The diagram sections
labeled (a), (b) and (c) displayed in Fig. 3, are examples of
fundamental items that can be combined with other component
symbols to form a model schematic and placed on a Qucs
style ”White-Board”. Allowed items include, simulation icons,
data tables, data plots, text blocks, library models, predefined
passive and active component symbols and subcircuit symbols.
III. THE QUCS EQUATION DEFINED-DEVICE
At the center of the Qucs/Qucs-S and QucsStudio compact
device modeling capabilities is a new highly innovative com-
ponent called an Equation-Defined Device (EDD) [10] [11].
The primary task of this multi-terminal device is to define a
static or dynamic nonlinear component that represents, at elec-
trical level, a physical process, where the nonlinear component
is built from controlled current generators who’s properties are
expressed as explicit algebraic functions of one or more EDD
component terminal voltages, I(V n), or a differential time
dependent function of branch stored charge I(Q(V n, In)).
Fig. 2. A compact device modeling and simulation tool set derived from QucsStudio and Qucs-S.
Unfortunately, both SPICE 2g6 and 3f5 are only equipped
with limited capabilities of this type (polynomial current
source in SPICE 2g6 and B type controlled current source in
SPICE 3f5), making dynamic current, I = d/dt(Q(V n, In)),
particularly difficult to model.
A. Explicit Equation-Defined Device (EDD) models
The component drawn in Fig. 4 represents a generalized
EDD. Qucs and QucsStudio have a maximum of eight two
terminal ports per EDD. Qucs-S has this number increased
to twenty. All three packages allow more than one EDD per
PC ”White-Board” schematic. This new nonlinear component
allows interpretive modeling of both static and dynamic device
properties, where terminal current In can be an algebraic func-
tion of branch voltages V n plus a dynamic current component
expressed as d/dt(Qn(V n, In)), where Qn(V n, In) is the
charge associated with EDD branch n. The explicit equations
listed in Fig. 4 give a more complete specification. EDD can be
combined with conventional component models, subcircuits,
and Equation Eqn blocks to construct compact device
subcircuits or circuit macromodels. EDD is an advanced com-
ponent that allows users to build prototype nonlinear compact
device models, based on sets of physical properties defined
as algebraic equations, attached to a schematic, and placed
on a PC ”White-Board”. The d/dt operator is automatically
evaluated by the circuit simulation software. Fig. 5 illustrates
an example of this powerful interactive form of compact
modeling applied to a tunnel diode. The tunnel diode static
Id/V d EDD equations are
























I3 = Ip · exp(V 1− Vv) (3)
Id = I1 + I2 + I3 (4)
where Ip and V p are the diode peak current and voltage, Iv
and V v are the diode valley current and voltage respectively,
Vpp is the protected peak voltage and V TH is the thermal
voltage at TempK Kelvin. The tunnel diode test bench in
Fig. 5 shows the minimum set of items common to most PC
”White-Boards”, namely a test circuit (including components
with lists of parameters), simulation Icons (dc simulation
and Parameter sweep in the tunnel diode example), and
output data (a d.c. 2D plot of Itd(A) against V td(V )). The
order and placement position of these items on a PC ”White-
Board” is quite arbitrary. Notice also that the charge associated
with a fixed capacitor Cp, defined as Cp ∗− v1 and stored in
branch one of EDD X1 Fig. 3, is given in (a), where −v1 is
the QucsStudio format for the voltage across branch one.
B. Debugging compact device models and circuits during
development and simulation
During the development of complex compact device models,
or simulation test circuits, it is likely that errors in a schematic
drawing, parameter list or an equation block will occur. Find-
ing and debugging such errors can often be difficult and indeed
very time consuming, particularly in those case where a PC
”White-Board” includes many different elements. To minimize
such problems complex compact modeling and simulation
tasks are normally split into multiple self-contained sections
and tested, when possible, separately. The use of subcircuits
is particularly helpful when finding and eliminating bugs. The
Qucs, QucsStudio and Qucs-S GUI have an additional aid for
debugging problems during the development process. Fig. 6
shows the body of the tunnel diode model previously drawn
in Fig. 3. In this diagram component Rp has a red cross
Fig. 3. Qucs-S subcircuit model of a tunnel diode: (a) subcircuit body, (b)
design equation block, and (c) subcircuit schematic symbol with attached
parameter list.
Fig. 4. Specification of Qucs-S and QucsStudio EDD models with explicit
equations.
superimposed on it’s symbol and component Ls has a green
cross superimposed on it’s symbol, indicating open circuit
(red) and short circuit (green) respectively. Hence, it becomes
possible to build and test subcircuits by removing single or
groups of components from a compact device model. The short
circuit and open circuit features are available at all hierarchical
Fig. 5. Tunnel diode d.c. test bench and Itd(A) plotted against V td = V sw.
levels of a schematic placed on a PC ”White-Board”. They can
also be used to remove complete subcircuits, icons or other
valid items. Removing, the red and green crosses reconnects
components in a device model or circuit. However, remember
this feature is an aid for finding and eliminate drawing and
textual syntax errors, having little or no direct effect when
tracking down model physical property errors or omissions.
C. The Qucs Radio Frequency Equation-Defined Device
(FEDD) and equivalent QucsStudio component
In some compact modeling instances the physical attributes
of a device can be a nonlinear function of a.c. signal frequency
Fig. 6. The tunnel diode compact device model showing Ls shorted (green
crossed box) and Rp open circuit (red crossed box) for debugging purposes.
Fig. 7. An explicit EDD with eight two terminal ports and equivalent Verilog-
A code fragment.
f where a model element is expressed as an algebraic function
of f . To handle this form of modeling an extended form
of the EDD has been implemented in Qucs, called FEDD,
and as a ”Frequency Domain” component in QucsStudio.
These devices add frequency domain two port and multi-port
nonlinear modeling to the Qucs group of simulators, including
S, Y, Z, H, G, A, T and VCVS types. Examples of the use of
these elements can be found in reference [12].
IV. COMPACT MODELING WITH VERILOG-A
The previously described process for constructing compact
device models with the built in components is essentially one
of placing all the required elements on a PC ”White-Board”,
simulating and making any required changes in an interactive
fashion. Such an approach provides an ideal environment
for prototyping and testing device models and circuits. Un-
fortunately, compact device models or circuits that include
significant numbers of EDD and FEDD tend to simulate
slowly. Moreover, their simulation performance also deteri-
orates as the number of nonlinear components increases. To
overcome this limitation, and indeed other factors, the compact
modeling community has adopted the Verilog-A [14] analog
hardware description language for defining and constructing
C++ machine code models. Qucs and QucsStudio employ the
Analog Device Model Synthesizer (ADMS) [15] to translate
Verilog-A module code to C++ code. Finally, the C++ version
of a model is compiled to dynamic machine code and linked to
the main body of simulator code. A schematic symbol has been
specially developed which allows compiled Verilog-A models
to be combined with EDD and other conventional component
symbols. The function and details of this advanced modeling
technique are introduced in the following sections.
A. The relationship between EDD and Verilog-A modules
The design of the EDD has been tailored to match the
functions provided by the Verilog-A static and dynamic cur-
rent contribution statements. The generalized form of these
relationships are defined in Fig. 7. In Fig. 8 a complete
tunnel diode subcircuit is drawn along side its equivalent
Verilog-A module code with each of the different sections
indicated by horizontal arrow pointers. Note the structure of
the EDDTD Verilog-A module. This is typical for a large
number of compact models, allowing the module code to be
written by hand without difficulty, as is the case in Fig. 8. In
QucsStudio the PC ”White-Board” concept has been extended
to add a second window which acts as a color highlighted
text editor similar to the popular Windows ”notepad++” text
editor package. Simply simulating the Verilog-A hardware
description language listed in the second window causes Quc-
sStudio to convert the module code from Verilog-A to C++,
followed by an automatic C++ compile and link sequence,
attaching the machine code model to the verilog-A file name.
Indeed any time a change occurs in the Verilog-A module
code QucsStudio automatically recompiles and links the new
version of the model to the main body of the simulator C++
code. Fig. 9 shows the simple tunnel diode test set with the
Fig. 8. A QucsStudio tunnel diode compact model drawn at both symbol
and internal body hierarchy level, showing Verilog-A module structure and
positioning of the Equation:Eqn1 block, subcircuit parameters, components
Rs, Ls, and Rgmin within the module code. Note that parameter Temp
has been renamed Tcir in the Verilog-A code to remove a clash of names
between the EDD and Verilog-A naming conventions.
Fig. 9. Tunnel diode d.c. test bench showing compiled C++ compact model
symbol and Itd plotted against V td = V sw.
EDD subcircuit model replaced by the compiled Verilog-A
equivalent.
B. Qucs-S Verilog-A module synthesis
Qucs-S has a number of important extensions when com-
pared to Qucs. One of these is a built in synthesizer for
generating Verilog-A module code from a subcircuit schematic
[5]. In this process the Qucs-S subcircuit must only be
constructed with the following Qucs components: R, C, L,
V CCS, CCCS, V CV S, CCV S, a subcircuit wrapper, a set
of subcircuit parameters, EDD, Equation Eqn, pinspx
and the SPICE B style nonlinear current source. Fig. 10 lists
the tunnel diode Verilog-A module code generated by the
Qucs-S synthesizer. Notice that there appears to be a signifi-
cant number of differences between the hand crafted Verilog-
A code listed in Fig. 8 and the synthesized code, for example
in Fig. 10 the current contributions are written in terms of
node names, rather than branches, and the ADMS Verilog-
A statement @(initial−model) begin.....end; is included.
Notice also that in Fig. 10 the inductor is synthesized by
three Verilog-A statements, based on the electrical equivalent
circuits given in Fig.11, rather than the single statement in
Fig.8. However, in reality both sets of code provide the same
overall function. The synthesized Verilog-A code is in a format
from which it is possible to hand adjust the statements to
meet the capabilities of different Verilog-A to C++ translators.
Synthesized Verilog-A modules can be added to both Qucs and
QucsStudio projects, compiled and used like standard built-
in components. The Qucs/QucsStudio circuit simulators also
provide facilities that allow Verilog-A modules to be stored in
libraries of new components.
C. The Verilog-A Equation-Defined Device (VAEDD)
Compact modeling of nonlinear devices with EDD and
Verilog-A modules represent two techniques at opposite ends
of a scale going from purely interpreted models to compiled
C++ models. From a practical point of view what is often
required is an approach to modeling that has the convenience
of interpreted EDD models coupled with the high simulation
speed obtained with compiled C++ models synthesized from
Verilog-A code. It is also worth noting that in a large number
of models, often with more than one EDD, simulation time
is largely determined by the complexity of the In(V n) and
Qn(V n, In) equations for each of the EDD branches. Hence,
significant improvement in simulation speed can be obtained
by replacing one or more of the most complex EDD branches
with an equivalent Verilog-A module called a VAEDD [13].
The tunnel diode compact model shown in Fig. 12 has branch
one of the original EDD, see Fig. 8, replaced by a VAEDD
branch, see Fig. 12 (a) and (c). This is in reality a tiny Verilog-
A module with a structure that is simple to construct, follows
a standard template and simulates at speeds significantly faster
Fig. 10. Qucs-S synthesized Verilog-A module code for the EDD tunnel diode
model.
Fig. 11. Synthesized nonlinear inductor and capacitor models: (a) inductor
and (b) capacitor.
than its EDD equivalent. Further gains in simulation speed can
be achieved by replacing more than one EDD branch with
equivalent Verilog-A VAEDD.
V. SPICE MULTI-SIMULATOR ENGINE COMPACT
MODELING
Qucs-S is a ground-breaking circuit simulation package
in that it allows users to select a simulation engine from
(1) the Qucs built-in Qucsator simulator, (2) the SPICE 3f5
compatible SPICE OPUS simulator, (3) the next generation
SPICE Ngspice circuit simulator, and (4) the new SPICE
compatible Xyce circuit simulator. As these SPICE 3f5 related
simulation engines all have some form of extensions when
compared to the original Berkeley software, Qucs-S selects
which built-in models and library models are allowed with
each package. In order for users to be made aware of which
model works with each package schematic symbols are color
coded; dark blue denoting a legacy Qucs item, red/brown
signifying a Ngspice/SPICE OPUS item and dark green an
Xyce item. This makes identification of components/devices
placed on the PC ”White-Board” straight forward. Qucs-
S automatically synthesizes the different netlist formats for
each of the SPICE engines, taking into account individual
package extensions. This process is not simply a one-to-one
translation of the Qucs-S symbols to a single line SPICE
statement but is a more complex procedure that takes into
account component function, often resulting in more than one
SPICE statement per symbol. A typical Xyce translation output
netlist is given in Fig. 13 for the tunnel diode test circuit
shown in Fig. 5. Note the use of Qucs-S ”dc simulation”
and ”Parameter sweep” icons in both Fig. 5 and Fig. 9.
Qucs-S icons are implemented for all the fundamental SPICE
simulation types. However, with advance mature packages like
Xyce continuous development is underway, regularly adding
a range of new simulation types, for example Harmonic
Balance analysis, and output data manipulation statements like
.MEASURE, making it difficult to keep up with the volume
of changes. With Qucs-S this situation was anticipated and a
scripting icon developed that allows users to incorporate into
Qucs-S future changes made by the Xyce development team.
Fig. 14 (a) indicates how scripts of Xyce simulation and output
data processing are added to a Qucs-S PC ”White-Board”. Fig.
14 (b) introduces a number of SPICE related icons, who’s
names identify their function, for adding and manipulating
Xyce netlist elements.
VI. CURRENT AND FUTURE DEVELOPMENTS
Both Qucs-S and QucsStudio are active projects with new
features, improvements and bug fixes regularly released by
Fig. 12. The tunnel diode compact model with branch one of the EDD
replaced with a VAEDD: (a) and (b) the revised model and (c) the VAEDD
Verilog-A code.
Fig. 13. Xyce SPICE netlist for the tunnel diode test bench given in Fig. 5.
Fig. 14. Qucs-S SPICE netlist manipulation icons: (a) XY CE script, and
(b) other related SPICE netlist handling scripts.
their Development Teams. The same is true for the Ngspice
and Xyce circuit simulators. SPICE OPUS has been include
for use with Qucs-S because it provides a base line simulator
who’s properties are essentially the same as the published
Berkeley SPICE 3f5 software. The following sections intro-
duce a number of current and proposed developments that
aim at improving the Qucs-S/Xyce and Qucsstudio compact
modeling and simulation capabilities, and the PC ”White-
Board” platform.
A. Xyce
Since the release of Xyce version 6.0, as open source
software, under the General Public License (GPL) 3.0, new
versions of the software have been appeared roughly every
six months. As of March 2020 Version 7.0 is the current
stable package. For the Qucs-S Development Team this is
both a good and a bad feature of the Xyce software. Good
in the sense that the Xyce package offers new features at
every release plus bug fixes. Bad in the sense that continuous
changes and adaptions of the Qucs-S code are needed to keep
in step with Xyce. It was largely for this reason that the
XY CE script, .INCLUDE, .FUNC, .INCLUDE, and
spiceinit control icons have been implemented. These allow
Xyce SPICE netlists to be placed on a PC ”White-Board” and
interpreted at simulation run time. Qucs-S has in fact a two
level GUI system; items common to SPICE 3f5, and other
equivalent simulators, operate via built-in Icons or a XY CE
script, while the less used or recently added features, can only
be accessed via a XY CE script. For example, since 2018
approximately 20 important additions to Xyce functionality
have been implemented, including Monte Carlo analysis and
Lattice hypercube sampling via a new .SAMPLING feature,
Transient simulation direct sensitivity analysis that supports
.FOUR, .LIN for S parameter multiport analysis with Y
and Z output data in Touchstone level 1 and level 2 format,
and a new charge expression variant for capacitors that is
similar to the EDD branch charge implementation. The tunnel
diode model test circuit shown in Fig. 15 illustrates both the
use of the XY CE script icon and a number of new Xyce
features: firstly the diode compact model has been built from
SPICE B style current sources with the capacitor Cp modeled
with a Q style component (Q = Cp · V (ni2)), secondly note
the extensive use of {...} round equations, thirdly the use of
Fig. 15. A Xyce SPICE style tunnel diode compact model with a test bench
for investigating the effects of stepped device parameters.
.GLOBAL−PARAM to identify parameters to be stepped,
and finally the combination of SPICE directives .DC, .STEP
and .PRINT to direct simulation and output data.
Fig. 16. The QucsStudio EDD tunnel diode model test bench with an
interactive slider for investigating the effects of changing device parameter
Ip over range of values: in this example parameter Ip is changed over the
range 1mA (minimum = slider down) to 10mA (maximum = slider up).
B. QucsStudio
The current version of QucsStudio is 2.57. This package
has reached an advanced stage of development in that it offers
an almost complete set of circuit simulation routines covering
the d.c. to transient domains with significant additions beyond
SPICE 3f5 like multi-tone Harmonic Balance analysis, Monte
Carlo analysis, parameter sweep, multi-port S parameter and
noise simulation, optimization and system simulation. Full
”turn-key” Verilog-A compact modelling is also offered via
the ADMS software. In terms of White-Board” development
QucsStudio is particularly interesting in that it is the first
of the Qucs series of circuit simulators to introduce inter-
active animation as a tool for advanced circuit simulation.
Illustrated in Figure 16 is the basic tunnel diode d.c. test
circuit, introduced previously, where the value of current peak
parameter Ip can be set by changing the position of a slider
with the left hand mouse button. QucsStudio allows one or
more parameter values to be simultaneously controlled by
sliders. With the computational power of a modern PC changes
in simulation output data can be observed as movements in
plotted curves as the sliders are moved. The parameter slider
technique is particularly useful as a process for obtaining
(good guess) starting values in parameter sets prior to full
computer controlled optimization.
C. Merging simulation and measurements
Illustrated in Fig. 17 is an example of a comprehensive
”White-Board” for simulating the a.c. performance of a simple
passive first order low pass RC filter. The latest extensions
to the Qucs ”White-Board” repertoire includes pictures (in
Fig. 17 a picture of an ”Analog Discovery 2” transfer func-
tion measurement system [16]), information pointer directed
data flow diagrams and associated text blocks (in Fig. 17 a
note explaining the use of an Octave script for converting
measured CSV formatted output data to simulation control
icons with data lists (AC simulation AC1, Equation Eq2
and Equation Equ3)), a QucsStudio simulation schematic
plus plotted measured and simulated output data controlled
by parameter tuning (of values R1 and C1). In this example
two points are worth noting, firstly the AC simulation fre-
quency range is determined by the ”Points” list, synchronizing
the measured and simulation frequency values, and secondly
the picture, text and arrow pointers shown on the ”White-
Board” are transparent during simulation and play no part in
computing the RC voltage transfer function. Moreover, their
primary role is to provide a clear indication of the processes
involved in the function of the test bench, making the concept
of a self-documenting ”White-Board” an important step in the
development of the next generation compact modeling and
circuit simulation tools.
VII. SUMMARY
Low cost high performance PC engineering work stations
have encouraged the development of compact device model-
ing and circuit simulation tools centered on high resolution
graphics interfaces for schematic drawing, simulation and
output data visualization. This paper outlines the structure
and capabilities of a ”White-Board” display system developed
for the Qucs series of circuit simulators and modeling tools.
These tools allow interactive prototyping of compact device
models and their testing using the Qucs/QucsStudio and Qucs-
S ”White-Board” environment as a central platform in the
construction of production level Verilog-A device models.
The ”White-Board” environment offers significant interactive
circuit entry and data display improvements when compared to
those implemented in previous generations of circuit simulator,
namely high resolution schematic drawing, simulation control
Icons, output data visualization, attached design equations
and self documenting text and flow diagram features. Each
of these, when coupled with established, or new, compact
modeling techniques, like non-linear EDD, FEDD, mixed
Equation-Defined Device and Verilog-A models (VAEDD)
plus verilog-A modules, make the evolving ”White-Board” a
highly flexible and innovative platform for compact modeling
and circuit simulation in the current era. Future expansion of
the ”White-Board” concept indicates that by merging device
parameter measurements with established circuit simulation
will significantly extend the scope of traditional circuit simu-
lation.
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